We investigate the low temperature transport in 8 nm diameter Si junctionless nanowire field effect transistors fabricated by top down techniques with a wrap-around gate and two different activated doping densities. First we extract the intrinsic gate capacitance of the device geometry from a device that shows Coulomb blockade at 13 mK with over 500 Coulomb peaks across a gate voltage range of 6 V indicating the formation of a single island in the entire nanowire channel. In two other devices, doped Si:P 4 × 10 19 cm −3 and 2 × 10 20 cm −3 , we observe quantum interference and use the extracted gate coupling to determine the dominant energy scale and the corresponding mean-free paths. For the higher doped device the analysis yields a mean 1 arXiv:1802.07013v1 [cond-mat.mes-hall]
The mobility is limited by scattering on impurities rather than the expected surface roughness scattering for nanowires with diameters larger or comparable to the Fermi wavelength. Our measurements therefore provide insight into the performance limitations from dominant scattering and dephasing mechanisms in technologically relevant silicon device geometries.
Silicon nanowires have been extensively studied with diameters down to below 5 nm 1, 2 and for a wide range of applications including electronics, 3, 4 qubits, 5 biosensors, 6,7 colour selective photodetectors, 8 photovoltaics 9 and thermoelectric generators. 10 Short channel effects and poor electrostatic control of the channel in two-dimensional transistors such as MOSFETs have led to significant work on nanowire transistors where a wrap around or Omega gate provides strong electrostatic control of the channel 11 and in the smaller nanowires can lead to one-dimensional (1D) electron transport. 12 1D transport has been studied extensively in carbon-nanotubes, metal and semiconductor nanowires. [13] [14] [15] Strong radial confinement in these systems leads to the formation of subbands, that can be populated or depleted with excellent electrostatic control in e.g. multi-gate geometries. In ultra clean devices, with scattering lengths longer than the one-dimensional transport channel, quantum interference leads to Fabry-Perot type transport where energy is only dissipated at the source and drain contacts. 16 If the dominant scattering processes could be identified and controlled in technologically relevant CMOS devices, this limit could be reached and lead to the development of low power transistors. The short channels required for such devices are challenging to realize with different doped regions, such that a homogeneously doped "junctionless" design is a promising candidate. 4 Here we demonstrate gate all-around junctionless silicon nanowires, that were fabricated from silicon-on-insulator wafers and reach the 1D quasi-ballistic limit with a mean free path larger than the diameter for a doping density of Si:P 4 × 10 19 cm −3 .
The dominant scattering process is determined to be neutral impurity scattering rather than surface roughness scattering. This is the result of high doping densities, highly optimized fabrication and low interface trapped charge density.
We have investigated P doped Si nanowires with a length of L = 150 nm and a wraparound aluminium gate that surrounds the entire nanowire (for fabrication details see Supplementary Information). The physical parameters of the silicon nanowire, such as diameter, length, crystallinity, and interface quality are crucial in determining its transport properties.
We therefore for characterize the fabrication process via electron energy loss spectroscopy scanning transmission electron micrograph (EELS-STEM) and capacitance-voltage (C-V ) measurements. Fig. 1a is an EELS-STEM image of the cross-section of a nanowire transistor with an inner diameter of 8 ± 0.5 nm, as determined from the transition in relative Si and O concentrations. The EELS-STEM data shows that the gate is not perfectly wrapped around the nanowire resulting in a vacuum-gap underneath a section of the gate oxide (see Fig. 1a ). The previously reported on-current to off-current ratio above 10 8 with subthreshold slope of 66 mV/dec at 300 K demonstrates that this gap does not significantly affect the electrostatic control of the channel by the gate. 12, 17 We will confirm the effectiveness of the wrap-around gate at 13 mK by analyzing the gate capacitance based on the electron addition energy below. A high resolution STEM image in Fig. 1b Fig. 1c shows a top view scanning electron microscope (SEM) image of the same device structure. Although the gate covers the channel as well as a part of the source and drain contacts, the transport is dominated only by the nanowire-channel as the contacts are degenerately doped and therefore metallic.
12,17
In addition to the crystal quality of the silicon, the nanowire performance is determined by the quality of the surface passivation. The room temperature performance and temperature scaling behavior of the nanowires above 10 K has been published elsewhere. 12, 17, 18 To investigate the role of deep interface trap states we examine the C-V characteristics of 100 µm circular MOS capacitors fabricated on (100) crystal oriented n-type silicon substrate (N D =3.5 × 10 15 cm −3 ) with 10 nm thermally grown SiO 2 that were processed in the same oxidation furnace in which the nanowires were produced. Figure 2 shows the presence of of surface states will be negligible.
In the following we characterize the transport through our devices using two types of measurements. In both measurement types the gate and bias voltage is supplied by battery powered DC measurement electronics. For the temperature dependence in Fig. 3 we use a lock-in technique at a frequency of 1337.3 Hz with an excitation amplitude of 50 µV for temperatures below 1.45 K and 100 µV for higher temperatures. All other measurements were carried out in DC using a current amplifier that is also powered by a battery. The measurement system was carefully filtered to ensure low electron temperatures and the asso- Hallbar devices between 1 and 300 K with geometrical uncertainties in the carrier density at 1 K below 1%. 19 The 1 K Hall density is quoted as the activated density to remove any thermally activated trapped states from the density. The device shows signatures of single electron transport at 13 mK with more than 500 evenly spaced Coulomb peaks over a large gate voltage range from -4.5 to +2 V. Fig. 3a shows a small fraction of these features in current and the full gate-voltage range is presented in the Supplementary Information.
To characterize the peak-spacing over the entire gate range, we calculate the autocorrela- The regular spacing of the Coulomb blockade peaks indicates that the charge island has a fixed capacitance, and therefore a fixed size, which implies that a single island forms within the channel that is defined by two tunnel barriers and persists over a large gate range. We estimate the island length by comparing the capacitance to the gate C g taken from the data to a theoretical value that follows from a simple cylindrical capacitor model (see Supple- capacitance from the data in Fig. 3 is extracted from the spacing on the gate voltage axis at zero bias ∆V CB = 10 ± 1 mV:
where e is the elementary charge.
From the good agreement of the experimental and theoretical values for the capacitance, we conclude that the tunnel barriers are located close to the ends of the nanowire channel, i.e.
the charge island has the same length as the nanowire. The formation of tunnel barriers at the ends of the channel are either related to imperfect lithography optimization due to proximity effects at the ends of the nanowire, strain and/or the accumulation of impurities.
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The extracted value of the capacitance is intrinsic to the nanowire geometry and therefore valid for all geometrically identical devices. . 26 In all of these cases constructive interference occurs at a series of resonant wavelengths and the resulting localization of the charge carriers manifests in reduced conductance.
The charge carrier wavelength can be manipulated by bias voltage or gate voltage, such that quantum interference can be directly observed in the conductance as a function of gate voltage and bias voltage. αe 2 /h with e 2 /h = 38.7µS and α on the order of 1 depending on device geometry. 26, 27 In our data the largest fluctuation produces only α = 0.12 which could be related to averaging over multiple channels or an unaccounted series resistance.
The inset of Fig. 4 shows the root-mean-square of the G-V g traces ∆G as a function of temperature after removing the background (the procedure for obtaining ∆G is described in the Supplementary Information). Below 1.9 K ∆G does not depend on temperature, as predicted for the transport regime where the coherence length l φ is longer than the nanowire, such that there is no averaging over independently fluctuating segments of the nanowire. For temperatures above 1.9 K the conductance fluctuations follow a power law ∆G ∝ T γ (see Supplementary Information) . 26, 28 We can calculate the expected value for γ assuming that the coherence length is proportional to T −1/3 and the dominant dephasing mechanism is 1D electron-electron interaction. 28 If the thermal broadening of the electron energy distribution, that is parameterized by the thermal length l T , is larger (smaller) than the coherence length we expect a power γ of -2/3 (-1/2). We fit the data for temperatures above 1.9 K with a power law using the power γ as a free parameter and extract a value of γ = −0.67 ± 0.04 in excellent agreement with the case l T < l φ . We convert the extracted gate-voltage spacings into the characteristic length scales of the quantum interference to find the elastic mean free paths l e and compare them to the length scales in the device to identify the origin of the effect. In a simple particle-in-a-box picture we can associate oscillations on the gate voltage axis to the characteristic length scale of the quantum interference, and thus the elastic mean free path, using:
Here e is the elementary charge, ∆V g is the distance in gate voltage between two features and c g is the capacitance to the gate per unit length. The capacitance per unit length c g = (1.1 ± 0.2) × 10 −10 F/m can be taken from the analysis of Fig. 3 where we observed capacitive coupling to the entire channel of the geometrically identical device A.
Following Eq. 2 we convert the dominant gate voltage spacing in device B to l e = 10 ± 2 nm and in device C to l e = 4 ± 2 nm. In device C this yields l e < W < L (as illustrated in Fig.   2f ) at 4 K and a mean free path that is close to the average spacing of unactivated dopants (1-2 nm) that might be larger in the bulk of the nanowire due to surface segregation.
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This result therefore agrees with previous mobility measurement that indicated dominant scattering from neutral impurities. 19 Considering the prominence of surfaces in such small diameter nanowires this is a surprising result that underpins the effectiveness of the forming gas anneal in reducing the number of interface trap states.
In device B we find W l e < L < l φ at 13 mK such that scattering from the radial constraints and the neutral impurity scattering contribute equally to the observed quantum interference as schematically depicted in Fig. 2e . In these devices the average distance between unactivated dopants is around 5 nm, but surface segregation could again increase this spacing in the bulk of the nanowire. 19 By reducing the doping concentration by 1 order of magnitude between device C and B we are able to make the transition between the diffusive transport regime, where the dominant scattering source are neutral impurities, to the quasi-ballistic transport regime, where the contribution of boundary scattering and impurity scattering are equal. This provides us with a viable pathway towards a fully ballistic silicon nanowire, either by reducing the channel length to less than 10 nm, or by reducing the doping concentration.
In this letter we measure transport in three highly P doped Si nanowires with diameter 8±0.5 nm, length 150 nm and a wrapped around gate. One nanowire shows regular Coulomb blockade over a gate range of 6 V that we attribute to strong electrostatic confinement of electrons into an island that extends along the length of the nanowire and can therefore be used to extract the intrinsic gate capacitance of the nanowire geometry.
In two other devices with larger conductance, we observe quantum interference features that can either originate from random potential fluctuations along the nanowire or transverse modes. We extract an elastic mean free path of 4 ± 2 nm in a device doped Si:P 2 × 10 20 cm −3 , which is close to the average spacing of the unactivated dopants. In the lower doped device with 4 × 10 19 cm −3 the elastic mean free path is 10 ± 2 nm, which is larger than the diameter and therefore indicates quasi-ballistic transport. Temperature dependent measurements in this device show the expected behavior for Universal Conductance Fluctuations and suggest coherence lengths larger than the nanowire length at low temperatures as well as dephasing due to electron-electron interactions at temperatures above 1.9 K. In agreement with previous mobility measurements 19 these results suggest that the dominant scattering process at low temperatures is impurity scattering rather than scattering due to surface effects that are often dominant in nanowire devices.
We have demonstrated a junctionless, 1D quasi ballistic transistor that could be optimized to reach the ballistic limit for shorter channel lengths and lower doping density. The top-down fabrication of our silicon devices is one of the key requirements for CMOS integration making our devices technologically relevant for applications in low power or cryogenic CMOS as well as a platform for quantum electronic devices including charge pumps and charge sensors. 
